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Abstract 
The realization method of DDS technology is introduced, and its superior technical characteristics are analyzed in this 
paper.  According to its characteristics, the high accuracy digital frequency signal source based on FPGA is designed.  
The simulation result indicated, compares with the traditional signal source, this type of signal source realized by the 
method of FPGA+DDS have many merits such as high precision and fast switch speed, which can satisfies the 
developing tendency of test facility. 
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1. Introduction  
Signal source used for produce various basic signals for the equipments under test, in order to test and 
analyze their performances, so it is the most important and essential apparatus, it is widely used in many 
fields such as electron testing, measuring and scientific research of apparatus of Aero-Space[1,2]. At present, 
there is contradiction for the signal source between the price and wave form kind or accuracy. This paper 
introduces a kind of direct digital frequency synthesis signal source based on FPGA, which has some 
merits such as high precision, many wave forms but low volume and low cost, and at the same it is suitable 
for the development trend of the testing equipments digitization. 
2. Direct Digital Frequency Synthesis 
DDS (Direct Digital Synthesis) is the new technology appearing with the digital integrated circuit and 
the development of micro-electric technique[3]. It adopts the digital sample store technology, proceed from 
angle of the phase and carry on frequency to synthesis, have high, advantage that conversion time is short 
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of resolution ratio of accuracy of phase, frequency. DDS special-purpose chip uses a built-in high 
performance DAC convert the reference frequency to the sample sinusoidal wave which is controlled by 
the extremely meticulous frequency. It offers sizable performance advantages, they are reflect specifically 
in the relative wide bandwidth, short conversion time for the frequencies, the high resolution ratio of 
frequency, continuously output phase and it can produce the broadband orthogonal signal and other many 
kinds of modulation signals. It adopts the digital control technology, that’s means it does not need manual 
system to adjust, thus can offer needed frequency signals very conveniently. It is one new generation 
frequency synthesizer, from measure apparatus to the wireless and satellite communication field, it get 
widely using. 
At present, many large chip manufacturers introduce the high performance and multi-functional DDS 
chip that adopt the advanced CMOS craft produced in succession, have offered many kinds of choices to 
circuit designer. But in some occasions, the special-purpose DDS chip is far behind requirement for the 
system in such aspects as control method, operating frequency, speed, so designing DDS circuit meeting 
itself’s needs with high-performance FPGA device is a very advisable solution. 
2.1 principle of direct digital Synthetic technology 
The principle block diagram of DDS is shown as Figure 1, it has five parts include the phase 
accumulator, wave form memory, DAC, low pass filter and reference clock of clock[4-6]. Under control of 
the clock signal, the controls words of phase accumulator to accumulate the frequency linearly, phase got 
seeks the location to wave form memory, enable its output's corresponding range, get the corresponding 
ladder wave, the wave form of the necessary frequency changed continuously through the low open wave 
filter finally through the DA converter. 
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Figure 1. Principle block-diagram of DDS 
In Figure 1, the clock signal was produced by a high and stable crystal oscillator, used for guaranteeing 
every part works in step in DDS, the frequency control word K send to the addition device data input 
terminus in N location phase  accumulator, the accumulator of phase  is under the control of the clock 
frequency, controlling the data and accumulating the linear phase to frequency constantly, will produce and 
overflow when the accumulator of phase  accumulates the data and reaches the preserving value, the 
frequency of overflowing of the accumulator is the frequency signal of DDS outputted[7]. The relationship 
between the output signal of the DDS outf , clock signal cf , the frequency control word K and the number 
of bits of the phase accumulator is shown as formula (1)˖ 
N2
Kff cout                                                                               (1) 
2.2 Main characteristic of the DDS  
i. Extremely high resolution ratio of frequency  
From formula (1), it can be found out that if the reference clock is confirmed, the frequency resolving 
power of DDS is mainly decided by word length N of the accumulator of phase , so long as N is big 
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enough, can receive the enough high resolution ratio of frequency. When K=1, the lowest frequency 
minf produced by DDS is named the frequency resolution ratio,  
Nmin 2
ff c                                                                               (2) 
For example, if the reference clock of DDS cf =40MHz,  N 32ˈ then the minf  can be 
51090 u. HzǄ 
ii. Extremely short frequency conversion time  
It can be known by Figure. 1, DDS is an open-loop system; such structure determines the frequency 
conversion time of DDS is the sum of the transmission time of the frequency controls word and the 
response time of ROM. Among FPGA and special-purpose DDS device, because of adopting the high-
speed assembly line structure, the frequency conversion time can be ns quantity magnitude.  
iii. Phase continuity when the frequency agility 
In the hopping frequency communication system, the traditional frequency synthetic technology has 
some difficulties to realize the frequency agility. But in DDS, the ones that outputted the signal and 
changed are not two signals, but it is the change of the phase rate of increase of the same signal, so phase 
which outputs the signal is continuous.  
iv. The arbitrary wave form outputs ability  
The wave form of outputting the location sought of the phase accumulator is determined by the data that 
are stored in the wave form memory in DDS. If the frequency of the high-frequency weight stored in the 
memory is smaller than the half of sampling frequency, that means so long as the data stored accord with 
the theorem of sampling, then this wave form can be produced by DDS, and because DDS is the module 
structure, so, the data that only need changing in the memory, can utilize DDS to produce arbitrary wave 
forms such as the sine, square wave, triangular wave, sawtooth wave, etc.. 
3. Signal Sources 
According to the main characteristic of DDS technology described above, this design choose ACEX 
EP1K100 as originally design FPGA, its largest device's door is 257 000, typical door is 100 000 doors, it 
has 4 992 logic units, imbed 12 systematic lumps, the location of total RAM is 49 152, the biggest user I/O 
pin number is 333, used for realizing a digital signal source of many rules of high accuracy. 
The look-up table (LUT)-based ACEX programmable logic device (PLD) family provides value and 
performance for costsensitive, volume-driven applications. These devices are ideal for the communications 
and consumer marketplaces in applications such as cable modems, xDSL modems, low-cost switches, and 
routers. ACEX devices have the low-cost advantages of application-specific integrated circuits (ASICs) 
and application-specific specialized products (ASSPs), with the added benefits of fast time-to-market and 
programmable flexibility. ACEX devices offer in-circuit reconfigurability (ICR), eliminating costly delays 
by allowing designers to quickly implement complete design revisions. These devices are supported by 
Alteras powerful development software and preoptimized, drop-in intellectual property megafunctions, 
further reducing time-to-market. Products can be designed, revised, released, and updated with minimal 
complications or delays. 
High performance, integral to volume-driven telecommunications products, requires a delicate balance 
between performance and price. ACEX devices meet these requirements. Despite their low price points, 
system performance in ACEX devices can reach speeds over 100 MHz with minimal intervention. 
Advanced software fitting techniques place and route designs, achieving accelerated design performance 
within the ACEX interconnect architecture. 
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3.1  Design of the wave form memory 
The sinusoidal wave signal is the most frequently used basic signal of the tester. It explains the design 
of wave form memory to take sine signal as an example in this paper[8]. As shown in Figure. 2, it is a top 
synthesis figure of the wave form memory. at first data source document should be set up, the C or 
MATLAB language can be used to sample through one continuous signal of sine of cycle for 2048 points, 
that means the addressing range of the wave form memory is 0~211), load this *.HEX file by the develop 
software QUARTUS to FPGA “toolĺMegaWizard Plug In Manager”, Set up the store depth and word 
length of the memory according to the accuracy requirement, the necessary data memory can be get, as 
illustrated in Figure. 2 the data memory addressing range is 2048, the word length is 8.  Write these 2048 8 
bit sine data into ROM. Mention in the literature [2] that use different frequency control word K to control 
the phase increase of the phase accumulator, this method causes the accuracy of the outputs signal 
changing under the circumstances that different frequency control word, so in this design use the frequency 
control word K to control the division coefficient of a frequency division device, by this way, read the data 
outputted by the “inclock” port of the sinusoidal wave data memory illustrated in Figure2., the phase 
accuracy and continuity of the outputting signal can be kept. 
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Figure 2. Top synthesis figure of the wave form memory 
3.2  The arbitrary wave form signal source 
According to the above analyze, it can be found out, theoretically, if the different data files are stored in 
ROM, the DDS can form the signal source with arbitrary wave form. The sinusoidal waveform is one of 
the most important reference signals for testing and checking, in order to save the resources of the chip, the 
periodicity of the sinusoidal waveform can be used, so the ROM recourse can be saved. In addition, 
modulate signal apparatus commonly used signal form measure, too, with sinusoidal wave to design odd 
kinds of modulation signals for the foundation for this reason. 
4. Simulation Results 
Based on sine signal, can realize the high accuracy of the sine signal moves signals such as signal, PSK, 
FSK, ASK, etc.. Introduce the generation process of PSK signal here in detail; other signals can be got 
according to this method. Firstly, set up a ROM store 2048 8 bits data in QUARTUSˈand store the 
periodical sinusoidal sample wave into this ROM sequentially, read the data when CLK is rising and 
changing, then the address of the ROM added by 1, in order to read the data from the ROM one by one, the 
difference is the first address of sin1is “00000000000”, so read data from the 0º phase, but the first address 
of SIN2 is “10000000000”, so read data from the 180º phase, which guarantee the phase difference 
between the two sinusoidal SIN1and SIN2 is 180º at any time. When the INPUT is “1”, export SIN1; and 
when INPUT is “0”, export SIN2, the wave form of PSK modulates as shown in Figure. 3. The following 
programs are some main VHDL languages describe.  
signal address1: STD_LOGIC_VECTOR(10 DOWNTO 0): =" 00000000000"; 
signal address2: STD_LOGIC_VECTOR(10 DOWNTO 0) : =" 10000000000";  
PROCESS(clk, input)   
   BEGIN  
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     if (clk1'event and clk1 ='1')  then  
        address1< =address1+1;  
        address2< =address2+1;  
     end if;   
     if(input ='1')  then  
       sinout< =sin1;  
else  
       sinout< =sin2;  
end if;      
end process;  
Figure. 4-6 are FSK, AM, triangular wave and the sawtooth wave simulation figure separately. The 
design method is similar to PSK signal; do not provide the detailed realization course in this paper. 
 
Figure 3. PSK modulation 
 
Figure 4. FSK modulation 
 
Figure 5. AM modulation 
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Figure 6. Triangular wave and sawtooth wave 
5. Conclusion 
The simulation result has proved that the self-defining signal source design based on the FPGA is 
simple and flexible. It has many merits such as easy to realize, has many functions, has high precision and 
has stable continuity.  It is a new choice for signal source.  
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